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Significance Statement 
Fundamental limits soon may end the decades-long trend in microelectronic computer circuit 
miniaturization that has led to much technological and economic progress. Nanoelectronic 
circuits employing new materials, devices and/or fabrication methods face formidable challenges 
in order to provide alternatives for future microelectronics. A key advance toward overcoming 
these hurdles is achieved in this work through the construction of a nanoelectronic finite-state 
machine (nanoFSM) computer using “bottom-up” methods. The nanoFSM integrates both 
computing and memory elements, which are organized from individually addressable and 
functionally identical nanodevices, to perform clocked, multi-stage logic. Furthermore, the 
device density is the highest reported to date for any nanoelectronic system. Advances in logic 
and design in the nanoFSM are scalable and should enable more extensive nanocomputers. 
 
Abstract 
Implementation of complex computer circuits assembled from the bottom up and integrated on 
the nanometer scale has long been a goal of electronics research. It requires a design and 
fabrication strategy that can address individual nanometer-scale electronic devices, while 
enabling large-scale assembly of those devices into highly-organized, integrated computational 
circuits. We describe how such a strategy has led to the design, construction, and demonstration 
of a nanoelectronic finite-state machine (nanoFSM). The system was fabricated using a design-
oriented approach enabled by a deterministic, bottom-up assembly process that does not require 
individual nanowire registration. This methodology allowed construction of the nanoFSM 
through modular design employing a multi-tile architecture. Each tile/module consists of two 
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interconnected crossbar nanowire arrays, with each cross-point consisting of a programmable 
nanowire transistor node. The nanoFSM integrates 180 programmable nanowire transistor nodes 
in three tiles or six total crossbar arrays, and incorporates both sequential and arithmetic logic, 
with extensive inter-tile and intra-tile communication that exhibits rigorous input/output (I/O) 
matching. Our system realizes the complete 2-bit logic flow and clocked control over state 
registration that are required for a FSM or computer. The programmable multi-tile circuit was 
also re-programmed to a functionally-distinct 2-bit full adder with 32-set matched and complete 
logic output. These steps forward and the ability of our new design-oriented deterministic 
methodology to yield more extensive multi-tile systems, suggest that proposed general-purpose 
nanocomputers can be realized in the near future. 
 
Keywords: nanocomputing / nanoprocessor / nanoelectronics / assembly / bottom-up / logic 
circuits / transistor  
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\body 
It is widely agreed (1, 2) that because of fundamental physical limits, the microelectronics 
industry is approaching the end of its present Roadmap (1) for the miniaturization of computer 
circuits based upon lithographically fabricated bulk-silicon transistors. Therefore, much effort 
has been invested in the nanoelectronics field for the development of novel, alternative, 
nanometer-scale electronic device and fabrication technologies that could serve as potential 
routes for ever-denser and more capable systems to enable continued technological and 
economic advancement (3-17). These efforts has yielded simple nanoelectronic circuits (3-5, 8-
17) and more complex circuit systems (6, 7) that employ novel nanomaterials but are not 
integrated on the nanometer scale. In this regard, building a nanocomputer that transcends the 
ultimate scaling limitations of conventional semiconductor electronics has been a central goal of 
the nanoscience field and a long-term objective of the computing industry.  
A FSM is a representation for a nanocomputer in that it is a fundamental model for 
clocked, programmable logic circuits (18, 19) and integrates key arithmetic and memory logic 
elements. In general, a FSM must maintain its internal state, modify this state in response to 
external stimuli, and then output commands to the external environment on that basis (18, 19). A 
basic state transition diagram for the 2-bit four-state FSM investigated in our work (Fig. 1A) 
highlights the four binary representations ‘00’, ‘01’, ‘10’, and ‘11’, and the transition from one 
state to another triggered by a binary input signal, ‘0’ or ‘1’. Larger, more complex FSMs may 
be constructed using longer binary representations.  
Previous efforts have yielded circuit elements that perform simple logic functions using 
small numbers of individual nanoelectronic devices (8-17), but have fallen far short of 
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demonstrating the combination of arithmetic and register elements required to realize a FSM. 
Specifically, integration of distinct functional circuit elements necessitates the capability to 
fabricate and precisely organize circuit systems that interconnect large numbers of addressable 
nanometer-scale electronic devices in a readily extensible manner. As a result, implementation of 
a nanoFSM via bottom-up assembly of individually addressable nanoscale devices has been well 
beyond the state of the art. Moreover, it represents a general gap between the current single-unit 
circuits and modular architectures for increasing complex and functional nanoelectronic systems 
(8, 20-24). Below we describe how we overcome the above challenges in design, assembly and 
circuit fabrication for the realization of a nanoFSM in programmable multi-tile architecture, 
which also provides a general paradigm for further cascading nanoelectronic systems from the 
bottom-up.    
 
Results and Discussion 
To realize the nanoFSM we adopt a bottom-up compatible strategy using common circuit 
modules or tiles that are interconnected and programmed for distinct logic functions (21, 22). 
This strategy contrasts conventional circuit designs, which require different layouts for the 
distinct logic elements. Within the context of this bottom-up paradigm our architecture for the 
nanoFSM interconnects three programmable nanowire tiles (Fig. 1B).  Following fabrication, the 
common tiles or modules are differentiated by programming with tile-1 programmed to perform 
arithmetic operations, and tile-2 and tile-3 programmed to function as the register elements for 
the first and second digits of the state, respectively. Each tile in Fig. 1B consists of two 
programmable nanowire transistor arrays, where each cross-point in the arrays corresponds to a 
programmable transistor node having an active (transistor) or inactive (resistor) state. The output 
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of first array serves as the input to the second array such that the two-level NOR structure of 
each tile can be programmed to yield complete Boolean logic (21, 22), and thus the necessary 
arithmetic and register elements of the nanoFSM.   
The 3-tile FSM design (Fig. 1B) represents a very substantial step forward in complexity 
compared to previous work (8-17), given the large number of individual nanowires that must be 
organized in an efficient and scalable manner and the stringent demands on individual logic 
devices with respect to input and output (I/O) voltage matching and control over threshold 
voltage variation. It also represents the first experimental implementation of a bottom-up multi-
tile or modular circuit architecture (8, 20-24).  
We have made a general breakthrough in bottom-up organization by implementing a new 
deterministic fabrication methodology (Fig. 1C; Fig. S1), which enables for the first time a 
design-oriented fabrication of the nanoFSM from post-growth nanoscale elements. Our approach 
involves one initial patterning step with all subsequent steps registered to this initial pattern 
including the assembly and interconnection of individual nanowire elements in the 3-tile/6-array 
nanoFSM design. First, discrete periodic anchoring sites are defined based on the 3-tile circuit 
design (Fig. 1C, I; Fig. S1). Second, nanocombing (25, 26) of germanium/silicon (Ge/Si) 
core/shell nanowires (27) yields nanowires anchored at each site and aligned along the combing 
direction (Fig. 1C, II; Figs. S1A, B and S2). Third, the laterally-periodic arrays of nanowires are 
trimmed registered to the initially-patterned anchoring sites (Fig. 1C, III; Figs. S1A, C). Fourth, 
electrical contacts are made by registering to the initial anchoring sites (x-axis) and the trimmed 
length (y-axis) without nanowire registration (Fig. 1C, IV; Fig. S1D).   
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The nanoFSM circuit and chip were completed by deposition of dielectric layers, metal 
gate-lines, and interconnects to I/O pads for measurements (Materials and Methods). A scanning 
electron microscope (SEM) image of a crossbar array (Fig. 1D) highlights the high fidelity of the 
10 pairs of electrodes with equal 1 µm pitch connecting to each of the well-aligned and periodic 
nanowires in the array. The high degree of alignment in all arrays prevents crossing of 
neighboring nanowires, which is critical for achieving uniform gate response at cross-point 
nodes. Focusing on the overall nanoFSM structure (Fig. 1E) reveals additional key features. First, 
regular I/O lines as a consequence of the near-deterministic assembly allow for layout and 
subsequent assembly of the 3-tile/6-array circuit in accordance with our 3-tile design versus 
typical post-assembly design (9-16) (following nanowire registration). Second, a high yield of 
single-nanowire devices was achieved: for the 72 pairs of contacts made in the six arrays, 43 
(60%) were single-nanowire devices, with the remainder double-nanowire (22%) and vacancies 
(18%). The initial circuit design took this yield into account by including sufficient contacts, 
such that each tile contained ample single-nanowire devices for the actual circuit. For even larger 
tiled circuits, peripheral routing logic elements could be integrated to yield systematic defect-
tolerant crossbar architecture (28).  
This single-nanowire device yield, nanowire pitch and gate-line pitch (400 nm) results in 
1.8 transistors /µm2 or 1.8×108/cm2, at least 3-fold increase in the density compared to other 
post-assembly design strategies (9, 10, 13, 16). We note that the 10-fold improvement in 
nanowire alignment and 10-fold reduction in defeat density (e.g., crossing nanowires) by 
nanocombing (25) compared with typical shear printing assembly methods used previously (16) 
enable both the increase in circuit density and the multi-tile circuits in this work. Last, regular 
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I/O lines of the nanoFSM (Fig. 1E) undergo fan-out (Fig. S3) to yield a ca. 4×4 mm2 chip with 
204 contact pads that mate to a probe card for testing.  
The nanoFSM (Fig. 1B) requires extensive intra- and inter-tile signal flows, which 
require strict I/O voltage matching of the transistor nodes in fabricated 3-tile structures (Fig. 1E). 
In this regard, we have characterized the voltage-out (Vout) versus voltage-in (Vin) characteristics 
of all of the individual nodes in the nanoFSM configured as inverters (Fig. S4). Specifically, the 
Al2O3-ZrO2-Al2O3 dielectric layer (Materials and Methods) introduced as a charge trapping 
medium (16, 29) can be programmed with a large gate input (e.g., +8 / -8 V) to 
accumulate/deplete charge and thereby shift the transistor threshold (Fig. S4). In this way, 
representative Vout versus Vin data show a large hysteresis (Fig. 2A), in which the transistor node 
behaves as an active transistor (red) or an inactive resistor (blue) in a logic input range of 0 – 3 V 
(gray region) following the programming step. We define a circuit threshold voltage, Vc, as the 
value of Vin at which the inverter Vout is reduced to 1/10 of the supply voltage, Vd, and sets the 
minimum Vin for the inverter to output 0. I/O matching requires Vc ≤ Vd, so that the output 1 (~ Vd) 
is sufficient to serve as the input to drive the next element in the circuit without signal loss.  
We optimized the Ge/Si core/shell nanowire synthesis and device fabrication steps to 
control Vc and meet the design metric Vc ≤ Vd, where the principle challenges were minimizing 
positive shifts of Vc in the active state and achieving threshold uniformity (Fig. S5). Significantly, 
a map of the measured Vc values from the 3-tile nanoFSM circuit (Fig. 2B) highlights the high 
yield of transistor nodes capable of gain or I/O matching. For the 190 transistor nodes in the 
three tiles, 177 out of 190 nodes (93%) meet the Vc ≤ Vd criteria, with an average Vc ± 1 s.d. 
(standard deviation) of 0.9 ± 0.7 V at Vd = 2 V. Last, a histogram for these same 190 nodes 
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programmed to the inactive state (Fig. S6) demonstrates that 100% have Vc > 3.5 V (Vc ± 1 s.d. 
of 6.2 ± 0.5 V), which is outside the upper limit (3V) of the logic window.  
The operation of the FSM circuit, which had been verified by simulations prior to 
fabrication, was programmed (Fig. S7) as shown in Fig. 1B, with A1A0, Cin and CLK 
representing the 2-bit state, control input and clock signal, respectively. In this architecture, tile-1 
is configured as a half adder that computes the summation of A1A0 + Cin. Its output A'1A'0 is the 
new state, where A'0 = A0 ⊕ Cin, A'1 = A1 ⊕ (A0•Cin), and “ ⊕ ” and “•” represent XOR and AND 
logic, respectively. The computed A'0 and A'1 values are input to tile-2 and tile-3, which are 
configured as D flip-flops (30) (DFFs). The DFFs register the new state on the rising edge of the 
synchronized CLK, and then this registered state is instantly fed back as input to the half adder to 
compute the next-level state. We first characterized the performance of the three ‘component’ 
tiles in the nanoFSM; these results demonstrated that the half adder and DFF (Figs. S8 and S9) 
exhibited correct logic. For example, the DFF, which was not demonstrated previously in 
bottom-up circuits, involves two intra-tile feedback loops covering six of the seven functional 
nanowires in the circuit, and thus is substantially more complex and requires more stringent I/O 
matching and transistor uniformity than demonstrated circuits with single feedback loops (14-16). 
The fulfillment of rigorous I/O matching is reflected in the accurate logic flow and matching of 
the output Q to the input D and clock signal CLK (Fig. S9B). Moreover, the programmed DFF 
showed no obvious degradation after 10 h in ambient environment (Fig. S9C), thus 
demonstrating robustness and nonvolatility of the programmed tiles.   
We have investigated the logic flow and fidelity of the nanoFSM for a variety of Cin and 
CLK sequences by continuously recording A0 (V) and A1 (V). First, for a constant control input 
Cin = 1 (Fig. 3A), the state A1A0 underwent a complete logic circle from 0001101100, 
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with each transition triggered by the CLK rising edge. The capability to fully-control and lock 
the state by varying Cin is shown for t = 38 - 190 s. For example, for Cin = 0 (t = 38 - 55 s), the 
state A1A0 = 00 was locked and not triggered to the next level at the two consecutive rising edges 
of CLK (t = ~ 45, 54 s). As the control input changed to Cin = 1, the state was unlocked and 
moved to A1A0 = 01 at the rising edge of CLK (t = ~ 63 s). This high fidelity in the control is 
shown for all the other states of 01, 10 and 11, which were locked when Cin = 0 and continued in 
the logic loop when Cin = 1 (t = 66 - 190 s). The robustness of the nanoFSM was further tested 
by inputting a more irregular control waveform (Fig. 3B), during which the states were 
intermittently locked. For example, the lock of the state 01 with Cin = 0 (t = 57 - 69 s) was 
followed by a continuous transition from 011011 with Cin = 1 (t = 69 - 85 s) before the state 
11 was locked with Cin = 0 (t = 85 - 101 s). Similar logic flow is shown for the transition from 
000110 (t = 111 - 165 s). Overall, the complete logic fidelity and arbitrary state control in 
these measurements highlight the successful implementation of a cascaded 3-tile nanoFSM 
circuit.  
To investigate the feasibility of extending the number of cascaded tiles, we 
reprogrammed the circuit to a 2-bit full adder. Because a multi-bit full adder can be realized by 
serial interconnection of 1-bit full adders (31) (Fig. 4A), this output from successive 
interconnected tiles provides a critical measure of capability to extend the cascade. The high 
yield of transistor nodes capable of I/O matching (Fig. 2B) was exploited to reprogram the two 
DFFs of the nanoFSM such that the 2-bit full adder circuit contains a distinct configuration of 
active nodes (i.e., beyond the minimum changes required to realize the adder logic). In this 
cascaded 2-tile circuit (Fig. 4B), each 1-bit full adder computes the sum Si = Ai ⊕ Bi ⊕ Ci and 
carry-out Ci+1 = Ai•Bi+Ai•Ci+Bi•Ci (i = 1, 2; “+” denotes OR logic), with the computed Ci+1 and 
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complementary /Ci+1 serving as the input to the higher-bit adder. Overall, the 2-bit full adder 
computes the summation of A1A0 + B1B0 + C0, with S0, S1 the first, second digits of the sum and 
C2 the carry-out. Significantly, examination of the values for the complete 32-element truth table 
(Fig. 4C) demonstrates that the complete logic outputs for S0, S1, C2 and /C2 are correct, and that 
their average logic-1 output voltages 2.43 ± 0.03, 2.39 ± 0.12, 2.34 ± 0.08 and 2.43 ± 0.06 V, 
respectively, are well-matched (slightly enhanced) relative to the common logic input 1 value, 
2.3 V.  These results strongly validate the feasibility of implementing >2-bit full adders by 
cascading a larger number of tiles.  
Conclusions 
The multi-tile nanoFSM and 2-bit full adder programmable circuits demonstrated above 
highlight several distinct features compared to previous circuits based on bottom-up-assembled 
elements (8-17). First, the complexity is more than 3-fold in terms of number of devices (180 
transistor elements) compared to all the previous work (9-17), with the density of devices in the 
nanoFSM also much greater. This complexity is further enhanced in terms of circuit functionality 
by incorporation for the first time of both sequential and combinational logic elements. Second, 
this work provides the first concrete demonstration of tile integration and multiple inter-tile I/O 
critical to cascaded multi-tile architectures (8, 20-24) and complex circuits in general. In 
particular, the successful clocked operation of the nanoFSM required eight inter-tile and intra-tile 
feedback loops with matched I/O values, as opposed to a maximum of one demonstrated 
previously in single functional units (14-16). Third, instead of using an assembly-limited bottom-
up fabrication strategy in all previous work (9-16), our high-precision, deterministic, bottom-up 
methodology has implemented for the first time a design-oriented circuit fabrication strategy that 
has been so successful in the conventional electronics industry. Taken together, we believe that 
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these results represent a significant leap in scaling-up electronic circuits from the bottom up. Our 
work suggests strongly that general-purpose nanoprocessors (20-24) can be realized in the near 
future.  
 
Materials and Methods 
Synthesis of Ge/Si core/shell nanowires. The Ge/Si nanowires were synthesized by the Au-
nanocluster-catalyzed vapor-liquid-solid method described previously (27). The growth substrate 
(600 nm SiO2/Si) dispersed with gold nanoparticles (10 nm, Ted Pella) was placed in a quartz-
tube reactor system. The Ge core was synthesized at 255 ºC and 450 Torr, with 30 sccm germane 
(GeH4, 10% in H2) and 200 sccm H2 as the reactant and carrier gas, respectively. The growth 
time was 50 min, yielding an average length of ~ 40 µm. The epitaxial Si shell was grown 
immediately after the growth of Ge core, at 460 ºC and 5 Torr for 2 min, with 5 sccm silane 
(SiH4) as the reactant gas, and yielded nanowires with an overall diameter of 15 nm.  
Deterministic nanocombing of nanowires. First, the device substrate (600 nm SiO2/Si) was 
spin-coated with a thin layer (~ 25 nm) of poly(methyl methacrylate) (PMMA 950-C2, 1: 8 (v:v) 
diluted in ZEP-A, Microchem). Based on the layout of the circuit design, electron-beam 
lithography was employed to define arrays of exposed SiO2 windows (300 nm × 10 µm) in the 
form of narrow stripes (Fig. S1A-1). The exposed stripes of SiO2 surface were then 
functionalized with tetramethylammonium ions by rinsing the substrate in Microposit MF-319 
developer for 50 s, followed by washing in deionized water (30 s). This process selectively 
enhances the SiO2-surface affinity to nanowires. The functionalized substrate was then brought 
into contact with the nanowire-growth substrate at a constant pressure of ~ 5 N/cm2, with ~ 40 
µL heavy mineral oil (#330760, Sigma-Aldrich) added between the surfaces as lubricant. The 
growth substrate was moved along the longitudinal direction of the stripes at a constant velocity 
of ~ 5 mm/s, with the device substrate fixed (Fig. S1A-2). During this process, the protruding 
parts of nanowires were effectively anchored to the stripes of SiO2 surface, with the rest length 
being drawn out over the resist (combing) surface. The weak interaction between the combing 
surface and nanowires maximizes the aligning shear force, resulting in the effective alignment of 
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nanowires on the combing surface. The modulated lateral confinement in the anchoring stripes 
can produce a high yield of single-nanowire anchoring events, resulting in well-aligned and 
periodic single-nanowire arrays on the resist surface. The heavy mineral oil was then removed by 
drops of octane along the combing direction. A cleaning method by using acetone vapor was 
employed for the effective removal of the resist layer underneath the nanowires without 
disturbing their arrangement.  
Fabrication of logic tiles. A trimming process, which involved sacrificial mask (400 nm PMMA 
950-C2) definition by electron-beam lithography and nanowire etching by reactive ion etching 
(Surface Technology Systems) using SF6 as etchant gas, was employed to define nanowire arrays 
with at predefined length (Fig. S1A-4-6). The source and drain contacts of the nanowires were 
defined by electron-beam lithography followed by the thermal evaporation of metal contacts 
(Cr/Ni, 1/40 nm) and lift-off process. The dielectric layers were deposited by atomic-layer 
deposition, followed by top-gate definition by electron-beam lithography, thermal evaporation of 
metals (Cr/Au, 4/65 nm) and lift-off process.   
Growth of dielectric layers. The trilayer Al2O3-ZrO2-Al2O3 (2-5-5 nm) dielectric structure was 
grown by atomic-layer deposition at 200 ºC, with trimethylaluminum {Al(CH3)3}, 
tetrakis(dimethylamino)zirconium {Zr[N(CH3)2]4} and water as precursors. Specifically, one 
Al2O3-growth cycle consisted of one water-vapor pulse (0.015 s), N2 purge (8 s), one Al(CH3)3 
pulse (0.015 s), and N2 purge (8 s). One ZrO2-growth cycle consisted of one water-vapor pulse 
(0.015 s), N2 purge (8 s), one Zr[N(CH3)2]4 pulse (0.25 s), and N2 purge (8 s). A deposition 
sequence of 25 cycles Al2O3, 55 cycles ZrO2 and 55 cycles Al2O3 was performed.  
Programming and testing of the circuits. The circuit chip was mounted in a probe station 
(Model 12561B, Cascade Microtech). A custom-designed 204-pin probe card (Accuprobe) with 
BNC interface was used to electrically access the device arrays. A computer-controlled analog 
I/O system (2 × PXI-6723, 2 × PXIe-6358 in a PXIe-1065 chassis, National Instruments), 
featuring 64 analog-voltage output channels and 24 analog-voltage input channels, was used for 
the electrical characterization. For each nanowire, an external resistor (8-15 MΩ, Vishay) was 
used as illustrated in dashed box in Fig. 4A. The resistance value of the load resistor was chosen 
to be at least one order of magnitude larger than the “ON” resistance of the active transistor node 
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(< 1 MΩ). Simplified circuit schemes without showing the load resistors are presented in Figs. 1, 
4 and Figs. S7-9. The detailed programming scheme for each tile is described in Fig. S7. The 
tiles were programmed sequentially, with the interconnection between the tiles connected 
subsequently through an external switch box for the testing of the logic functionalities. For the 
logic outputs, drain voltages of 2.3-2.7 V were used for the DFF, FSM and 2-bit full adder 
demonstrated in Fig. S9 and Figs. 3, 4. Source voltages of -1 V were used for the DFF and FSM, 
0 V for the 2-bit full adder. The input gate voltages were 0 V for logic 0, 2.3-3V for logic 1 as 
specified for each circuit in the main context.      
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Fig. 1. Architecture and fabrication of FSM. (A) Logic diagram of the FSM with the 
gray circles represent the states. Upon triggering, the straight arrows indicate the 
transition of the current state to the next one for an input of 1; the curved arrows 
indicate maintaining the current state for an input of 0. (B) Schematic of the 3-tile circuit 
of the nanoFSM. Each tile consists of two blocks and each block consists of a nanowire 
array (vertical) with lithography-defined top gate lines (horizontal). A1A0, Cin and CLK 
correspond to the 2-bit state, control and clock signal, respectively. The green dots 
indicate the programmed active transistor nodes. For simplicity, the circuit only shows 
the drain contacts (blue) but not the source contacts or load resistors. The arrows 
indicate external wirings, with the red ones indicating feedback loops. (C), Deterministic 
fabrication scheme. Key steps include: (l) definition of the anchoring sites (gray stripes); 
(Il) single-nanowire anchoring to the specific anchoring sites with highly directional 
alignment; (III) nanowire trimming to yield uniform lengths; (lV) definition of contacts 
(light blue) and gates (orange) to the trimmed nanowires (dark blue) without registration. 
(D), SEM image of a 10×10 nanowire array from the nanoFSM circuit. The horizontal 
lines are metal gates with the top and bottom pads the source and drain contacts. Scale 
bar, 1 µm. (E), SEM image of the entire 3-tile/6-array nanoFSM circuit. The red 
enclosed region corresponds to the image area shown in (D). Scale bar, 10 µm. 
 
Fig. 2. Programmable transistors and threshold-voltage map. (A) Characteristic 
output vs. input (Vout vs. Vin) from a programmable transistor node in the nanoFSM 
circuit; Fig. S4 provides additional details. The black arrows indicate the sweep 
directions of Vin. The red and blue curved correspond to programmed active transistor 
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and inactive resistor states (inset schematics). The grey region indicates the 0-3 V logic 
window. (B) Spatial map of the threshold voltage Vc (at Vd = 2 V) in the active state for 
all the 190 transistor nodes used for the 3-tile circuit. Each box represents the 
corresponding transistor node shown in Fig. 1B. The blue color represents Vc < 2 V, 
which are capable of output gain or I/O matching; and the gray color represents Vc ≥ 2 V, 
which will yield reduced output. 
 
Fig. 3. nanoFSM output. (A, B) The logic flow of the output state A1 (blue) A0 (red) with 
respect to the control input Cin (green) and clock signal CLK (gray) as indicated in Fig. 
1B.   
 
Fig. 4. 2-bit full adder. (A) Schematic of a n-bit full adder constructed from serial 1-bit 
full adders. (B) The 2-tile circuit design for the 2-bit full adder. (C) Experimental truth 
table for the 2-bit full adder. The table consists of 32 sets of input combinations (A1A0, 
B1B0, C0) with the corresponding outputs S1, S0, C2, and /C2. The voltage output values 
are shown in brackets. The input values for 1 and 0 are 2.3 and 0 V, respectively. 
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Fig. S1. Circuit fabrication. (A) Schematics of the deterministic fabrication flow. Steps 1-2: 
nanowire assembly is carried out using the deterministic nanocombing technique (S1), with the 
details described in the Materials and Methods section. The dashed black line indicates the 
interface between the anchoring sites (blue stripes) and combing surface (yellow, PMMA). Step 
3: The PMMA layer was subsequently removed by acetone vapor without disturbing the 
nanowire positions. The dashed black line indicates the position of the original interface between 
the anchoring sites. Steps 4-6: Trimming process to yield deterministic nanowire array. First, a 
sacrificial mask (400 nm PMMA-C2) was defined and aligned to the anchoring-combing 
interface (step-4). Second, the unprotected portions of the nanowires were removed by reactive 
ion etching (step-5). Third, the PMMA mask was then removed in acetone (step-6). Step 7: The 
subsequent fabrication of the device arrays. First, source/drain contacts (Cr/Ni 1/40 nm) were 
defined by mapping sets of contact patterns to the initial anchoring stripe positions without 
registration to nanowires. This approach contrasts the typical bottom-up electronic circuit 
fabrication methodology where each nanowire must be individually identified and a contact 
registered to its position2. Second, Al2O3-ZrO2-Al2O3 (2-5-5 nm) dielectric layers were deposited 
by atomic-layer deposition. Third, arrays of gate lines (Cr/Au, 4/65 nm) were defined by electron 
beam lithography. (B) SEM image of a typical nanocombed Ge/Si nanowire array, corresponding 
to the fabricated device array in Fig. 1D. (C) SEM image of the trimmed Ge/Si nanowire array. 
(D) SEM image of the Ge/Si nanowire array with defined source and drain contacts. Scale bars, 1 
µm in (B-D). 
 
 
Fig. S2. Deterministic nanocombing. (A) SEM image of Ge/Si nanowire arrays assembled by 
deterministic nanocombing on a Si/SiO2 surface covering an area of ~ 0.5 × 0.6 mm2. Scale bar, 
100 µm. (B), Zoomed-in SEM image of the assembled Ge/Si nanowire arrays indicated by the 
orange dashed region in (A). Scale bar, 10 µm. (C), Nanowire-occupancy statistics. For 496 
anchoring sites equally distributed in (A), 293 (~59%) were single-nanowire sites, 122 (~25%) 
were double-nanowire sites, 45 (~ 9%) were vacant sites. The statistics are based on nanowires 
with a combing length > 2 µm.  
 
 
Fig. S3. Fabricated Chip. (A) SEM image of the final chip having 204 contact pads on the outer 
periphery of the chip. The pads match the pins of a probe card that is connected to the test system. 
Scale bar, 500 µm. The metal pads and fan-in interconnect lines appear bright in the image. (B) 
SEM image of the inner layout of the fabricated chip as indicated in the dashed box in (A). The 
red dashed box region corresponds to the 3-tile circuit shown in Fig. 1E. Scale bar, 100 µm. 
 
 
Fig. S4. Logic tile and programmable transistor node. (A) Schematic of the logic tile that 
corresponds to the tiles in Fig. 1B in the main paper. The logic input, Vin, is fed to the first array 
(upper left) and its output, Vout, serves as the input to the second array (lower right) for the final 
output of the tile, V’out. Here VDD, VSS, and RS represent the drain, source voltages and load 
resistors, respectively. The dashed area delineates the testing unit for a single transistor node (red 
dot). (B) Cross-section schematic of each transistor node, which consists of a Ge/Si nanowire 
covered by a tri-layer Al2O3-ZrO2-Al2O3 dielectric and a top Au electrode. The tri-layer 
dielectric layer serves similarly as a float gate (S2, S3), such that electron-rich or electron-
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depleted configuration can be resulted to modulate the threshold voltage of the transistor to be 
inactive or active state. (C) The equivalent circuit (a programmable inverter) to single transistor 
node (red dot) in (A). This circuit also corresponds to the Vin-Vout relationship (VDD = 2 V, VSS = 0 
V) shown in Fig. 2A in the main paper.    
 
Fig. S5. Control of threshold voltage. (A) The circuit threshold voltage Vc (at Vd = 1 V) for the 
active Ge/Si transistor nodes from different control tests. The charge-trapping transistor devices 
all adopt the same structure as described in the main paper, with the gate line (Cr/Au, 4/65 nm) 
width 200 nm. First, a trend of reduction in the Vc was observed with the decrease of growth 
temperature for the Ge core (blue dots). Second, for nanowires with the Ge core grown at a fixed 
temperature of 255 ºC (the ones used for the construction of nanoFSM), the nanocombing and 
trimming processes involved in device-array fabrication (Materials and Methods) had little effect 
on Vc (0.46 ± 0.52 V, red star), compared to the value (0.33 ± 0.64 V) obtained from analysis of 
single nanowire devices prepared by solution-dispersion on a substrate (without nanocombing 
and trimming steps). However, resist removal (Fig. S1A-3) by UV-ozone (120 ºC, 15 s) does 
result in an increase in the Vc (0.75 ± 0.56 V, green diamond), which is unfavorable to I/O 
matching. Therefore, the resist, which serves as the combing layer, was removed in acetone 
vapor; this method did not perturb the combed nanowires and did not adversely affect Vc. In 
addition, Vc can be reduced further by using Al gate lines (-0.74± 0.55 V, gray circle). (B) 
Schematic of the resist removal by acetone vapor (Fig. S1A-3).  
 
 
Fig. S6. Statistics of Vc. It features the Vc from both active (red) and inactive (blue) states (at Vd 
= 2 V) from the 190 transistor nodes shown in Fig. 2B in the main paper.   
 
 
Fig.S7. Programming scheme for the logic tiles. The programming scheme is illustrated in a 
simplified tile structure, with 3 × 3 transistor nodes in block-1 and 2 × 3 in block-2. This scheme 
is expandable to tiles with arbitrary size and number of transistor nodes as in our work. (A) 
Consecutive steps for programming the selected transistor nodes to be active in both blocks in 
the tile. The square box at each transistor node indicates voltage difference between the gate line 
and nanowire during the programming, with dark, green and magenta indicating the difference of 
-V, V and V/2, respectively. For the actual programming voltage used (V = -9 V for 5 s), a -V and 
V difference can program the node to be inactive and active, respectively, while a V/2 difference 
does not alter the state. The dashed white box indicates that the programmed state in the block-1 
is presently not relevant to the final state. (B) The intermediate programmed state of block-2, 
with the circled green dot indicating the programmed active state in the node. (C) The final 
programmed state of the tile (target programming state).  
The programming process starts from block-2. First, all the nanowires (source and drain) in 
block-1 are applied -V with all the nanowires in block-2 grounded, which maps the entire block-2 
to be inactive (A, step-I). Then for the selected node, the nanowire in Block-1 connecting to the 
gate line of this node is applied V with the corresponding nanowire in Block-2 grounded; the rest 
nanowires in Block-1 and Block-2 are all applied V/2 (A, step-II). In this manner, a voltage 
difference V is produced at the selected node in Block-2, with the rest nodes having voltage 
difference of either V/2 or 0. Therefore, only the selected node is programmed to be active (as 
shown in B). Similarly, for the subsequent programming of block-1, all the gate lines in block-1 
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are applied -V with all the nanowires in the tile grounded to map the entire block-1 inactive (A, 
step-III). Then for the selected node, the corresponding gate line and nanowire are applied V and 
0, respectively; the rest gate lines and nanowires in block-1 are applied V/2 with the nanowires in 
block-2 grounded (A, step-IV). In this way, the selected node is applied a voltage difference of V, 
with the rest nodes in the entire tile having voltage difference no larger than V/2. Therefore, the 
selected node in block-1 is programmed to be active, without altering the previously 
programmed states in block-2 (as shown in C). Note that for multiple nodes to be programmed, 
the programming can be done sequentially for each gate line, and the multiple nodes sharing the 
same gate line in the same block can be programmed simultaneously.  
 
 
Fig. S8. Logic outputs of the half adder. The half adder constitutes the 1st tile in the FSM 
circuit in Fig. 1B. (A) Schematic of the programmed circuit, with A1A0, Cin and A'1A'0 
representing the 2-bit input, 1-bit input, and 2-bit output, respectively. The green dots at cross-
points highlight nodes programmed to the active state. (B) The complete logic outputs with 
respect to different inputs (Cin, A1A0). The logic inputs 0 and 1 had values of 0 and 2.4 V, 
respectively, and Vdd = 2.6 V. (C) The corresponding truth table of the half adder. The logic 
outputs of 0 and 1 show an experimental range of 0-0.1 V and 2.4-2.5 V, respectively, thus 
demonstrating strict I/O matching.  
 
 
Fig. S9. DFF circuit and logic output. (A) Schematic of the logic (upper) and physical tile 
circuit design (lower) of the DFF that serves as the register elements in the FSM circuit. The 
green dots indicate the active transistor nodes. (B) Measurement of Q (V) with respect to D and 
CLK signals demonstrates that Q is consistently changed to new values of D with the rising edge 
of CLK, while the circuit holds or locks its state at other times and that the output Q (2.55 V) 
matches closely the input D (2.50 V) and CLK (2.60 V). (C) Stability of the programmed DFF 
circuit. Logic output from the same circuit after 10 h in ambient environment without re-
programming. The output exhibits no obvious degradation during this time period. Degradation 
of the output was observed beyond 15 h, which is largely due to changes in individual transistor 
nodes (e.g., by moisture). We expect that hermetic sealing/passivation of the circuit, which is 
standard for conventional top-down fabricated circuits, will resolve this issue and substantially 
improve the long-term stability of our programmable nanowire circuits.    
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